


UPPAAL

**Model Checking, Performance Analysis
and Testing of
Real Time Systems**




Kim G. Larsen
CISS – Aalborg University
DENMARK





- 3 research groups
 - Computer Science
 - Control Theory
 - Hardware
 - Wireless Communication
- **20** Employed
- **25** Associated
- **20** PhD Students
- **50** Industrial projects
- **10** Elite-students
- **140+** MDKK
- ARTIST Design
- ARTEMIS
- ...




Characteristica:


- Dedicated function
- Complex environment
- SW/HW/Mechanics
- Networked
- Autonomous
- Ressource constrained
 - : Energy
 - : Bandwidth
 - : Memory
 - : ...
- **Timing constraints**



Model Checking & Performance Analysis



Origin of UPPAAL



TAU
CCS & Modal Transition Systems
Refinements
Modal Mu-Calculus
Explicit State Representation
Prolog

1995

UPPAAL
Timed Automata
TCTL
Zones
C++ & Java

2007

2013

UP4ALL

EPSILON
TCCS
Timed Refinements
Timed Mu-Calculus
Regions
Prolog<

CAV Award

Contributors



@UPPsala

- Wang Yi
- Paul Pettersson.
- John Håkansson
- Anders Hessel
- Pavel Krcal
- Leonid Mokrushin
- Shi Xiaochun



@AALborg


- Kim G Larsen
- Alexandre Davic
- Gerd Behrman
- Arne Skou
- Brian Nielsen
- Jacob I. Rasmussen
- Marius Mikucionis
- Thomas Chatain



@Elsewhere


- Emmanuel Fleury, Didier Lime, Johan Bengtsson, Fredrik Larsson, Kåre J Kristoffersen, Tobias Amnell, Thomas Hune, Oliver Möller, Elena Fersman, Carsten Weise, David Griffioen, Ansgar Fehnker, Frits Vandraager, Theo Ruys, Pedro D'Argenio, J-P Katoen, Jan Tretmans, Judi Romijn, Ed Brinksma, Martijn Hendriks, Klaus Havelund, Franck Cassez, Magnus Lindahl, Francois Laroussinie, Patricia Bouyer, Augusto Burgueno, H. Bowmann, D. Latella, M. Massink, G. Faconti, Kristina Lundqvist, Lars Asplund, Justin Pearson...

UPPAAL Model Checker




Timed Automata

[Alur & Dill'89]




ADD a clock x



Semantics in UPPAAL




Train Crossing




Train Crossing



Train Crossing



Train Crossing



Editor




```
Name: Gate Parameters:  
id_t list[N+1];  
int[0,N] len;  
  
// Put an element at the end of the queue  
void enqueue(id_t element)  
{  
    list[len++] = element;  
}  
  
// Remove the front element of the queue  
void dequeue()  
{  
    int i = 0;  
    len -= 1;  
    while (i < len)  
    {  
        list[i] = list[i + 1];  
        i++;  
    }  
    list[i] = 0;  
}  
  
// Returns the front element of the queue  
id_t front()
```

Language

- User defined functions (C-like)
- New types (records, type declarations, meta variables, scalars)
- Partial instantiation of templates
- Select clauses on edges
- Forall and exist quantifiers


Concrete Simulator



Graphical Simulator


- visualization and recording
- inexpensive fault detection
- inspection of error traces
- Message Sequence Charts
- Gannt Charts

Symbolic Simulator



Graphical Simulator


- visualization and recording
- inexpensive fault detection
- inspection of error traces
- Message Sequence Charts
- Gannt Charts



Verifier

- Exhaustive & automatic checking of requirements
- .. including validating, safety, liveness, bounded liveness and response properties
- .. performance properties, e.g probabilistic and expectation.
- .. generation of debugging information for visualisation in simulator.
- .. plot composer

Demo




Evolution of Performance




Version	CSMA5	CSMA7	CSMA12	Fischer5	Fischer7	Fischer12	HDDI7	HDDI12
3.0.39	8.4 s 7.2 MB	— —	— —	4.2 s 10.6 MB	— —	— —	36.3 s 20.1 MB	— —
3.2.12	0.3 s 3.8 MB	417 s 145 MB	— —	1.6 s 6.8 MB	— —	— —	7.2 s 11.9 MB	— —
3.3.25	0.2 s 3.4 MB	198 s 113 MB	— —	1.1 s 6 MB	— —	— —	3.2 s 8.4 MB	— —
3.4.6	<0.1 s 3.1 MB	40.7 s 34.5 MB	— —	0.3 s 4.9 MB	4706 s 267 MB	— —	0.1 s 1.6 MB	5.3 s 14.1 MB
4.0.11	<0.1 s 1.6 MB	0.2 s 38 MB	33.8 s 115 MB	<0.1 s 1.6 MB	0.4 s 38.1 MB	418 s 300 MB	<0.1 s 1.6 MB	0.4 s 38 MB
4.1.2	<0.1 s 1.6 MB	0.2 s 21.6 MB	41.9 s 99 MB	<0.1 s 21 MB	0.3 s 21.6 MB	341 s 248 MB	0.05 s 1.6 MB	0.2 s 22.9 MB

Evolution of Code Base



Client-Server Architecture
GUI: Java
Engine: C++
Platforms:
Linux, MacOS, Solaris,
Windows
3 major cycles.

THE "secret" of UPPAAL



Zones & DBMs

THE "secret" UPPAAL



UPPAAL DBM Library

The library used to manipulate DBMs in UPPAAL

Main Page | Download | Ruby Binding | Help | Contact us

Welcome!

DBMs [dill89, rokicki93, lpw:fct95, bengtsson02] are efficient data structures to represent clock constraints in timed automata [ad90]. They are used in UPPAAL [ipy97, by04, bdl04] as the core data structure to represent time. The library features all the common operations such as up (delay, or future), down (past), general updates, different extrapolation functions, etc.. on DBMs and federations. The library also supports subtractions. The API is in C and C++. The C++ part uses active clocks and hides (to some extent) memory management.

References

- [dill89] David L. Dill. *Timing Assumptions and Verification of Finite-State Concurrent Systems*. LNCS 407. Springer Berlin 1989, pp 197-212.
- [rokicki93] Tomas Gerhard Rokicki. *Representing and Modeling Digital Circuits*. Ph.D. thesis, Standford University 1993.
- [lpw:fct95] Kim G. Larsen, Paul Pettersson, and Wang Yi. *Model-Checking for Real-Time Systems*. Fundamentals of Computation Theory 1995, LNCS 965 pages 62-88.
- [bengtsson02] Johan Bengtsson. *Clocks, DBM, and States in Timed Systems*. Ph.D. thesis, Uppsala University 2002.
- [ad90] Rajeev Alur and David L. Dill. *Automata for Modeling Real-Time Systems*. International Colloquium on Algorithms, Languages, and Programming 1990, LNCS 443 pages 322-335.
- [ipy97] Kim G. Larsen, Paul Pettersson, and Wang Yi. *UPPAAL in a Nutshell*. International Journal on Software Tools for Technology Transfer , October 1997, number 1-2 pages 134-152.
- [by04] Johan Bengtsson and Wang Yi. *Timed Automata: Semantics, Algorithms and Tools*. Concurrency and Petri Nets 2004 . LNCS 3000

RELATED SITES: UPPAAL

Latest News

Draft manual available.

23 Oct 2006

The current work-in-progress manual of the DBM library is now available for download. It is still incomplete but it may be useful so we release it.

Ruby binding version 0.7 released

30 Jun 2006

Added displaying of points in the viewer.
Re-compiled against 2.0.5.

Version 2.0.5 released

30 Jun 2006

Fixed bug in getValuation, added hooks to mingraph from the C++ API, drastically improved partition_t, improved subtractions, added a hasZero method, new print format of DBMs and federations to be more compatible with the Ruby binding, fixed doxygen

Done



True


UPPAAL as a back-end



- Vooduu: verification of object-oriented designs using Uppaal, 2004.
- Moby/RT: A Tool for Specification and Verification of Real-Time Systems, 2000.
- Formalising the ARTS MPSOC Model in UPPAAL, 2007
- Marte UML ↗ UPPAAL , 2003.
- Yggdrasil: Statechart ↗ UPPAAL, 2003
- Component-Based Design and Analysis of Embedded Systems with UPPAAL PORT, 2008
- Verification of COMDES-II Systems Using UPPAAL with Model Transformation, 2008
- METAMOC: Modular WCET Analysis Using UPPAAL, 2010.
-

Industrial Usage

some examples



Bang & Olufsen (1997)



- Bug known to exist for 10 years
- Ill-described:
 - 2.800 loc +
 - 3 flowchart +
 - 1 B&O eng.
- 3 months for modeling.
- UPPAAL detects error with 1.998 transition steps (shortest)
- Error trace was confirmed in B&O laboratory.
- Error corrected and verified in UPPAAL.
- Follow-up project.

Arne Skou, Klaus Havelund



Beolink

Conclusions


- It *is* possible to make a feasible abstraction of the existing system
- Bugs were found during model development and simulation
- A timing problem was identified during model checking. B&O changed their design to remove the problem
- Time slicing and interrupt priorities can be modelled by timed automata
- B&O obtained more confidence in the design before starting their implementation work. The design was robust in the sense that it did not have to be changed during the implementation phase

MECEL AB (1998)


Gear Controller



Lindahl, Pettersson, Yi 1998



Paul Pettersson




Flowgraph

MECEL AB (1998)

Gear Controller



Lindahl, Pettersson, Yi 1998




MECEL AB (1998)

Gear Controller



Lindahl, Pettersson, Yi 1998



Paul Pettersson

$\text{GearControl}@\text{Initiate} \rightsquigarrow_{\leq 1500} ((\text{ErrStat} = 0) \Rightarrow \text{GearControl}@\text{GearChanged}) \quad (1)$

$\text{GearControl}@\text{Initiate} \rightsquigarrow_{\leq 1000}$
 $((\text{ErrStat} = 0 \wedge \text{UseCase} = 0) \Rightarrow \text{GearControl}@\text{GearChanged}) \quad (2)$

$\text{Clutch}@\text{ErrorClose} \rightsquigarrow_{\leq 200} \text{GearControl}@CCloseError \quad (3)$

$\text{Clutch}@\text{ErrorOpen} \rightsquigarrow_{\leq 200} \text{GearControl}@COpenError \quad (4)$

$\text{GearBox}@\text{ErrorIdle} \rightsquigarrow_{\leq 350} \text{GearControl}@GSetError \quad (5)$



$\text{GearBox}@\text{ErrorNeu} \rightsquigarrow_{\leq 200} \text{GearControl}@GNeuError \quad (6)$

$\text{Inv} (\text{GearControl}@CCloseError} \Rightarrow \text{Clutch}@ErrorClose) \quad (7)$

$\text{Inv} (\text{GearControl}@COpenError} \Rightarrow \text{Clutch}@ErrorOpen) \quad (8)$

$\text{Inv} (\text{GearControl}@GSetError} \Rightarrow \text{GearBox}@ErrorIdle) \quad (9)$



Advanced Noise Reduction Techniques




Airport Surveillance



Costal Surveillance




Frequency Diversity



TERMA A/S (2011)

Herschel-Planck Scientific Mission at ESA

TERMA[®]



Attitude and Orbit Control Software
TERMA A/S Steen Ulrik Palm, Jan Storbank Pedersen, Poul Hougaard

▪ Application software (ASW)

- built and tested by Terma:
- does attitude and orbit control, tele-commanding, fault detection isolation and recovery.

▪ Basic software (BSW)

- low level communication and scheduling periodic events.

▪ Real-time operating system (RTEMS)

- Priority Ceiling for ASW,
- Priority Inheritance for BSW

▪ Hardware

- single processor, a few buses, sensors and actuators


[Application Software \(ASW\)](#)

[Basic Software \(BSW\)](#)

[Hardware](#)

Requirements:

Software tasks should be schedulable.
CPU utilization should not exceed 50% load




ID	Task	Specification			Blocking times			WCRT		
		Period	WCET	Deadline	Terma	UPPAAL	Diff	Terma	UPPAAL	Diff
1	RTEMS_RTC	10.000	0.013	1.000	0.035	0	0.035	0.050	0.013	0.037
2	AswSync_SyncPulseIsr	250.000	0.070	1.000	0.035	0	0.035	0.120	0.083	0.037
3	Hk_SamplerIsr	125.000	0.070	1.000	0.035	0	0.035	0.120	0.070	0.050
4	SwCyc_CycStartIsr	250.000	0.200	1.000	0.035	0	0.035	0.320	0.103	0.217
5	SwCyc_CycEndIsr	250.000	0.100	1.000	0.035	0	0.035	0.220	0.113	0.107
6	Rt1553_Isr	15.625	0.070	1.000	0.035	0	0.035	0.290	0.173	0.117
7	Bc1553_Isr	20.000	0.070	1.000	0.035	0	0.035	0.360	0.243	0.117
8	Spw_Isr	39.000	0.070	2.000	0.035	0	0.035	0.430	0.313	0.117
9	Obdh_Isr	250.000	0.070	2.000	0.035	0	0.035	0.500	0.383	0.117
10	RtSdb_P_1	15.625	0.150	15.625	3.650	0	3.650	4.330	0.533	3.797
11	RtSdb_P_2	125.000	0.400	15.625	3.650	0	3.650	4.870	0.933	3.937
12	RtSdb_P_3	250.000	0.170	15.625	3.650	0	3.650	5.110	1.103	4.007
14	FdirEvents	250.000	5.000	230.220	0.720	0	0.720	7.180	5.153	2.027
15	NominalEvents_1	250.000	0.720	230.220	0.720	0	0.720	7.900	5.873	2.027
16	MainCycle	250.000	0.400	230.220	0.720	0	0.720	8.370	6.273	2.097
17	HkSampler_P_2	125.000	0.500	62.500	3.650	0	3.650	11.960	5.380	6.580
18	HkSampler_P_1	250.000	6.000	62.500	3.650	0	3.650	18.460	11.615	6.845
19	Acb_P	250.000	6.000	50.000	3.650	0	3.650	24.680	6.473	18.207
20	IoCyc_P	250.000	3.000	50.000	3.650	0	3.650	27.820	9.473	18.347
21	PrimaryF	250.000	34.050	59.600	5.770	0.966	4.804	65.470	54.115	11.355
22	RCSControlF	250.000	4.070	239.600	12.120	0	12.120	76.040	53.994	22.046
23	Obt_P	1000.000	1.100	100.000	9.630	0	9.630	74.720	2.503	72.217
24	Hk_P	250.000	2.750	250.000	1.035	0	1.035	6.800	4.953	1.847
25	StsMon_P	250.000	3.300	125.000	16.070	0.822	15.248	85.050	17.863	67.187
26	TmGen_P	250.000	4.860	250.000	4.260	0	4.260	77.650	9.813	67.837
27	Sgm_P	250.000	4.020	250.000	1.040	0	1.040	18.680	14.796	3.884
28	TcRouter_P	250.000	0.500	250.000	1.035	0	1.035	19.310	11.896	7.414
29	Cmd_P	250.000	14.000	250.000	26.110	1.262	24.848	114.920	94.346	20.574
30	NominalEvents_2	250.000	1.780	230.220	12.480	0	12.480	102.760	65.177	37.583
31	SecondaryF_1	250.000	20.960	189.600	27.650	0	27.650	141.550	110.666	30.884
32	SecondaryF_2	250.000	39.690	230.220	48.450	0	48.450	204.050	154.556	49.494
33	Bkgnd_P	250.000	0.200	250.000	0.000	0	0.000	154.090	15.046	139.044



Marius Micusionis

CONCLUSION


- Schedulability framework made available in UPPAAL
- Provides more exact analysis than classical methods
 - Depending on WCET information the task set is schedulable or not.
- Performance:
 - 1-2 minutes: $BCET=WCET$ or $BCET/WCET < 0.5$
 - 1 day: $0.5 < BCET/WCET < 0.8$
- Work on domain specific notation in order to be fully taken up by company.



Tilt-Tray Sorters
Scheduling rules &
Optimization, 2008



Océ Datapath, 2012



ASML, 2004:
Wafer Scanners
Optimization of
Throughput

Philips: Indoor Lighting systems, 2014

Within the Prisma project of TNO-ESI and Philips Lighting, research is done into the robustness and reliability of large-scale indoor lighting systems. The focus is on the robustness of the lighting control system. To analyse control system robustness, model checking is used. Timed automata models of lighting control systems have been created and checked with the model checker Uppaal. To validate

UPPAAL Outside Europe



Communication Art Technology Systems

製品・サービス | **サポート** | **イベント・セミナー** | **企業情報** | **採用情報** | **お問い合わせ**

HOME > 製品・サービス > UPPAAL

リアルタイムシステムの安心・安全設計への処方箋!

UPPAAL日本国内で発売開始!

いまや、「リアルタイムシステムの安全性」は開発者だけでなく、高度に電子化されつつある現代社会のもっとも高い関心事のひとつです。しかし、リアルタイムでかつ複数のプロセスが同時に動作するようなシステムの安全性を確保するのは難しく、通常の方法(テスト)では非常にコストがかかります。このツールは「モデル検査」という新しい技術によって、そのその様な安心・安全なリアルタイム・システムの開発を支援するビジュアルな統合モデル検査ツールです。

Train(0), **Train(1)**, **Gate**

Performance Analyses

Simulations (1)

Probability Density

Cumulative Probability Confidence Intervals

Simulator

北京奥亚锐通科技有限公司
BEIJING AOYARUITONGKEJI CO.,LTD

系统验证解决方案

公司简介 - COMPANY INTRODUCTION

公司新闻 - NEWS

2012-3-13 北京奥亚锐通科技有限公司 网站正式上线

2012-4-13 北京奥亚锐通邮件系统正式运行...

2012-4-13 北京奥亚锐通办公平台正式运行...

2012-4-13

2012-4-13

UPPAAL 4.0

Comments

Query

E=> GearControl.GearChanged

P1. It is possible to change gear.

Status

Property is satisfied.

A[] (Clutch.Closed imply (GearControl.ReqTorqueC or GearControl.GearChanged or GearControl.Gear or GearControl.GearChanged))

A[] (GearBox.Idle imply (GearControl.ClutchClose or GearControl.CheckClutchClosed or GearControl.CClose))

A[] (GearBox.Neutral imply (GearControl.ReqSetGear or GearControl.CheckClutchClose or GearControl.CClose))

A[] (GearBox.Idle imply Clutch.Closed)


Verifier

Testing

TRON & YGGDRASIL




Online vs. Offline



Online testing:


- Pros:**
- Abstract system-level behavior
 - Realistic setup, many components
 - Adaptive, explores only relevant states
 - Allows concurrency, non-determinism
 - Long and intricate interactions
 - Automatic check against model
- Cons:**
- Does not guarantee coverage
 - Interpreting model can be slow
 - Can be difficult to replicate
 - Does not replace offline testing



Offline testing:

- Real-time systems are inherently non-deterministic
- Non-determinism yields exponentially large test cases
- Few or no concurrent components
- Short and specific interactions
- Evaluation requires careful assertion programming

Model Interpretation



Test generation

How the **tester** should behave:

- Anything is possible (stress testing)
- Emulate physical processes
- Specific use-case scenario
- Replay a previous test trace (regression)

Test evaluation/monitoring

How the **IUT** should behave:

- Consume any input at anytime
- Produce outputs expected by model
- Neither too late nor too early
- Non-deterministic:
 - multiple outcomes
 - imprecision of timing
 - concurrency

Yggdrasil (offline)

MBAT Daimler Case (2014)



C:\Users\kg\\Desktop\DESKTOP12\UPPAAL\UPPAAL examples\FM Forum2014\TModelRequirement0829.xml - UPPAAL

File Edit View Tools Options Help

Editor Simulator ConcreteSimulator Verifier Yggdrasil

Options

Query file

Depth search

200

Single step

Traces

```
-- Query --
Trace coverage: 14/84
Trace coverage: 13/84
Trace coverage: 7/84
Trace coverage: 74/84
Trace coverage: 53/84
Trace coverage: 5/84
Trace coverage: 61/84
Trace coverage: 49/84
Trace coverage: 4/84
-- Depth --
Trace coverage: 66/84
-- Single --
Trace coverage: 61/84
Trace coverage: 24/84
Trace coverage: 74/84
Trace coverage: 74/84
Trace coverage: 42/84
Trace coverage: 74/84
Trace coverage: 74/84
Trace coverage: 74/84
Total Coverage: 84/84
```

Trace statistics

Location	Count
Environment.wait	18
MessageHandling.L0	18
StatusCar.L0	33
StatusCar.L1	24
StatusCar.L2	32
StatusCar.L3	25
StatusCar.L4	23
StatusCar.L5	10
StatusCar.L6	34
StatusCar.L7	30
StatusCar.L8	27
StatusCar.L9	35
StatusCar.L10	37
StatusCar.L11	31
StatusCar.ti_tipflashing	60
StatusCar.ti_stable	6
StatusCar.emergency	59
StatusCar.lock	27
StatusCar.unlock	35
StatusCar.ti_active	103
StatusCar.idle	129

Output folder

C:\Users\kg\\Desktop\DESKTOP12\UPPAAL\uppaal-4.1.20-beta2\testcases

Browse

Test Code & Output



The screenshot shows the UPPAAL tool interface. The main window displays a state transition diagram with a state labeled "off" and a transition labeled "light TIM". The "Edit Edge" dialog is open, showing the "Test Code" tab with the following C code:

```
turnLightOff();
```

To the right of the diagram, a large block of generated C code is shown:

```
DrumScaleOneWeighing_IsInTopPos = 2;  
DrumScaleOneWeighing_StartSTM( &me->itsDrumScaleOneWeighing );  
  
HouseSettings_SetRamChar( &me->itsHouseSettings,  
HS_CURRENT_ACTIVE_SILO, (UCHAR)0 );  
  
me->itsDrumScaleWeighingStable.IsReady_Return = 1;  
  
me->itsDrumScaleRollDrum.IsReady_Return = 1;  
  
Test_Validate( &me->itsTest, "DrumScaleOneWeighing_running",  
(UCHAR)IS_IN( &me->itsDrumScaleOneWeighing,  
DrumScaleOneWeighing_running ) );  
  
Test_Validate( &me->itsTest,  
"DrumScaleOneWeighing_StartOneWeighingState", (UCHAR)IS_IN(  
&me->itsDrumScaleOneWeighing,  
DrumScaleOneWeighing_StartOneWeighingState ) );  
  
PrintCurrentState(me);  
  
DrumScaleOneWeighing_StartOneWeighing(&me->  
itsDrumScaleOneWeighing, (FLOAT32)12.0, (void (*)(void * const,  
FLOAT32))OneWeighingFinishedCb, (UCHAR (*)(void * const))  
OkToRollDrumCb, me);  
  
Test_Validate( &me->itsTest,  
"DrumScaleOneWeighing_WeighingDrumEmpty", (UCHAR)IS_IN( &me->  
itsDrumScaleOneWeighing,  
DrumScaleOneWeighing_WeighingDrumEmpty ) );  
  
PrintCurrentState(me);  
  
Test_Comment( &me->itsTest, "DrumScaleRollDrum_IsInTopPos is %  
1d", (UCHAR)DrumScaleRollDrum_IsInTopPos(&me->  
itsDrumScaleRollDrum) );  
  
me->itsDrumScaleWeighingStable.StableWeighingFinishedCb(me->  
itsDrumScaleWeighingStable.owner, 0.6F, 9.62F );
```

Yggdrasil Industrial Use



- Novo Nordisk
 - Reduction in time for testing a module 30 days
30 days ➔ 2 days
- Skov A/S
- TK Validate
 - Ambitious business plan
- Evaluation at
 - Daimler
 - Infineon Austria
 - EADS
 - Bombardier
 - Cov. Inc 40%
 - Reduced test time
20% (80% for unit test)




DAIMLER





BOMBARDIER

TRON (online)








Uppaal
TRON

verdi
ct



TRON GUI






Outcome

4 instances of discrepancy between model and actual behavior, also involving timing errors.

Danfoss has adopted MBT in development of new more complex controller!

- Sequanto SeqZap test harness
- Programmable Logic Controllers (PLC)



Advantages of MBT



- Engineer focus on **what** to test at a high level of abstraction
- Avoids cost of making scripts
 - As much test code as production code
 - Maintenance nightmare
- Heard of, but is still considered an **advanced technique** by industry
- Industry is very motivated, MB A&T will give
 - **10% cost reduction**
 - **20% quality improvement**

Model Checking & Testing



Model Checking

- Abstract models
- Exhaustive “proof”
- Many mature tools
- Early detection of errors
- State space expl

Testing

- Checks the actual implementation
- Only few executions checked
- But is the most direct method

How to effectively *combine* the different model checking and testing techniques?



UPPAAL - Mozilla Firefox

File Edit View History Bookmarks Tools Help

http://www.uppaal.org/ Google

UPPAAL

UPPAAL

Home

Home | About | Documentation | Download | Examples | Web Help | Bugs

UPPAAL is an integrated tool environment for modeling, validation and verification of real-time systems modeled as networks of timed automata, extended with data types (bounded integers, arrays, etc.).

The tool is developed in collaboration between the [Department of Information Technology](#) at Uppsala University, Sweden and the [Department of Computer Science](#) at Aalborg University in Denmark.

Download

News: The current official release is UPPAAL 4.0.13 (Sep 27, 2010). Compared to version 3, the 4.0 release is the result of over 2.5 years of additional development, and many new features and improvements are introduced (see also this [release note](#) and the web help section [new features](#)). To support models created in previous versions of UPPAAL, version 4.0 can convert most old models directly from the GUI (alternatively it can be run in 3.4 compatibility mode by defining the environment variable `UPPAAL_OLD_SYNTAX`, see also item 2 of the [FAQ](#)).

Since Feb 26 2008, we also distribute a development snapshot of the forthcoming UPPAAL 4.2. The current development snapshot version is 4.1.4 released Jul 11, 2011.

UPPSALA
UNIVERSITET

AALBORG UNIVERSITY


License

The UPPAAL tool is free for non-commercial applications in academia **only**. For commercial applications a commercial license is required. Please see the [Download](#) section for



DESIGN VERIFICATION FOR EMBEDDED SYSTEMS

Our world-leading and internationally acclaimed model-checking tool UPPAAL is now available for commercial use!



Done

start

HOME PRODUCT SOLUTIONS PARTNERS SUPPORT WEB HELP CONTACT US ABOUT UP4ALL

DOWNLOAD & BUY UPPAAL SOFTWARE

NON PROFIT USER?

NEWS & EVENTS

Feb. 15, 2011 - UP4ALL in OEM agreement with Elivor OU.

SUCCESSFUL USECASES

See how UPPAAL is used to verify industrial systems.

P.O. Box 337, SE-75105 Uppsala, Sweden

+46 21 151741

sales@uppaal.com

login

Copyright © 2009 Up4All International AB. All rights reserved