

TGV

Génération de tests de conformité à partir de modèles formels

Thierry Jéron (INRIA / IRISA)

Wendelin Serwe (INRIA / LIG)

5^{ème} Forum Méthodes Formelles, Toulouse, 16 juin 2015

TGV

Generation of Conformance Tests from Formal Models

Thierry Jéron (INRIA / IRISA)

Wendelin Serwe (INRIA / LIG)

5^{ème} Forum Méthodes Formelles, Toulouse, 16 juin 2015


Conformance Testing

■ Check conformance between

- ▶ **Formal specification (S)** as reference or oracle:
Input/Output labeled transition system (*IOLTS*)
- ▶ **Implementation under test (IUT):**
a black box, interaction only via known
points of control and observation (PCO)


■ IUT conforms to S if it passes tests

■ Different approaches: **online / offline / a posteriori**



Online Conformance Testing

- Simultaneous execution of
 - ▶ the specification (*tester*) **S** and
 - ▶ the implementation under test **IUT**
- Synchronize control of **IUT** with observation of **S** (and vice versa)
- Stop when an error is found



Offline Conformance Testing


■ **Test purpose:** functionality to be tested

■ **Verdicts:**

▶ **Fail:** IUT not conform to the specification


▶ **Pass:** test purpose reached

▶ **Inconclusive:** no error,
but test purpose not reached



Trace Validation


- A posteriori conformance testing
- Generate execution traces
- Validate traces with respect to the specification or expected properties



Background

Formal Model of Behavior

- For specification and implementation under test
- Input-Output Labeled Transition System (*IOLTS*)
 (Q, A, \rightarrow, q_0)



- ▶ Q : enumerable set of **states**
- ▶ $A = A_I \cup A_O \cup \{\tau\}$: transition labels (**actions**)
 - A_I : **inputs**, controllable by the tester, prefix “?”
 - A_O : **outputs**, observable by the tester, prefix “!”
 - τ : **internal action**
- ▶ $\rightarrow \subseteq Q \times A \times Q$: **transition relation**

- Other models: Mealy machines


Notions

- **Execution, trace, run**
- **Quiescence (δ):** no further output from the IUT
 - ▶ **outputlock** (includes **deadlock**): wait for input
 - ▶ **livelock:** loop of internal actions
- **Suspended trace:** execution up to quiescence
- Properties of a **test suite** (set of test cases)
 - ▶ **sound/correct:** tests reject only a non-conform IUT
 - ▶ **exhaustive:** rejection of all non-conform IUTs
 - ▶ **complete:** sound and exhaustive


Conformance Relation

- Depends on the control and observation capabilities of the tester
- Many choices: isomorphism, bisimulation, testing equivalence, trace equivalence, ...
- Reasonable compromise (Jan Tretmans): **ioco** “IUT **ioco** S” if after each suspended trace IUT exhibits only outputs and quiescences present in S


ioco: Correct Examples



specification




implementation
choice




implementation of
a partial specification


ioco: Incorrect Examples



specification



forbidden
output




forbidden
quiescence

Test Selection

- Exhaustiveness unachievable in practice:
 Produce a “limit-exhaustive” suite of sound tests
- Tradeoff between test quality and cost/time
- Focus on “corner cases”
- Measure “coverage”
- Different approaches
 - ▶ Random (online testing)
 - ▶ Domain specific knowledge (test purposes)
 - ▶ Model-based (structural coverage criteria)

Online Testing: Example Case Study

FAME (Flexible Architecture for Multiple Environments)




CC-NUMA architecture
for Bull's high-end servers
based on Intel's Itanium-2




Focus on most critical, asynchronous parts

- Chipset components for an early prototype of FAME based on Itanium-1 ("Merced") processors:
 - ▶ CCS (*Core Chip Set*)
 - ▶ NCS (*Network Chip Set*)
- B-SPS / FSS (*Fame Scalability Switch*)
 - ▶ core of the FAME architecture
 - ▶ implements message routing and cache coherency protocol
 - ▶ contains several "units", which themselves contain "blocks"



Online Conformance Testing



- Various coverage criteria
 - ▶ Petri net transitions
 - ▶ LOTOS visible labels and their offers
- Combination of random and directed approaches
 - ▶ Random firing of tau transitions
 - ▶ History-based guidance to maximize coverage

Offline Testing with the TGV tool


Test Purpose

- IOLTS with the same actions as the specification
- **Accept** states to be reached by the test
- **Refuse** states to stop test execution (inconclusive)
- Deterministic
- Complete: each state offers all actions

Abstract Test Case

- IOLTS with verdict states (pass, fail, inconclusive)
- No internal actions
- Outputs = inputs of the specification/IUT
- Inputs = outputs of the specification/IUT + $\{\delta\}$
- From all states, a verdict is reachable
- Fail/inconclusive directly reachable only by inputs
- **Input-complete:** accepts all outputs of the IUT
- **Controllable**
 - ▶ no choice between two outputs or an input and an output
 - ▶ otherwise: **complete test graph**
- Requires refinement to connect to the IUT

Conformance Test Generation



TGV: advanced options

■ Quiescence detection using two timers

- ▶ TAC: no quiescence expected
timeout yields fail verdict
- ▶ TNOAC: quiescence expected

■ Postambles

- ▶ reinitialisation of the IUT after passing the test purpose
- ▶ pass-first verdict


■ Hiding/Renaming

■ Implicit completion of test purposes

Some Case Studies with TGV

PolyKid Multiprocessor Architecture

- PowerPC processors
- CC-NUMA memory model



lower level:
SMP snoop-based
cache coherence


higher level:
loosely coupled
directory-based
cache coherence



PolyKid: Specification and Verification

- Several specifications developed
 - ▶ Polykid architecture: 4,000 lines of LOTOS
 - ▶ Cache coherency rules: 2,000 lines of LOTOS
- Validation by simulation and model checking on abstracted subsets (2,000 lines of LOTOS, 10 concurrent processes)
- Several problems (deadlocks, memory consistency violation, undocumented behaviours) found:
 - ▶ phase 1: 55 questions
 - ▶ phase 2: 20 questions, 7 serious issues
 - ▶ phase 3: 13 serious issues

PolyKid: Test Generation Results





- 75 tests (> 400 states each) generated in 1 man.month
- Development of tools for automated test execution
- Test execution in less than 20 hours
- 5 new bugs discovered in VHDL design

- ▶ H. Kahlouche, C. Viho, M. Zendri. An Industrial Experiment in Automatic Generation of Executable Test Suites for a Cache-Coherency Protocol. 11th Int. Workshop on Testing of Communication Systems, IFIP, 1998.
- ▶ H. Kahlouche, C. Viho, M. Zendri. Hardware Testing Using a Communication Protocol Conformance Testing Tool. TACAS, LNCS 1579, 315-329, 1999. http://dx.doi.org/10.1007/3-540-49059-0_22
- ▶ H. Garavel, C. Viho, M. Zendri. System design of a CC-NUMA multiprocessor architecture using formal specification, model-checking, co-simulation, and test generation. STTT 3(3):314-331, 2001. <http://dx.doi.org/10.1007/s100090100044>
- ▶ <http://cadp.inria.fr/case-studies/98-c-ccnuma.html>
- ▶ <http://cadp.inria.fr/case-studies/00-c-polykid.html>



Diagnosis System of Vehicles

- Model Transformation: UML statecharts to Lotos
- Focus on automation of test purpose generation



Diagnosis System of Vehicles

- Lengthy test cases due to high branching factor and search order (depth-first rather than breadth-first)
- Coverage criteria for the UML statecharts
- Redundancies in test cases
 - ▶ Valentin Chimisliu, Christian Schwartzl, and Bernhard Peischl. From UML Statecharts to LOTOS: A Semantics Preserving Model Transformation. 9th International Conference on Quality Software, pp. 173-178, IEEE Computer Society Press, 2009. <http://doi.ieeecomputersociety.org/10.1109/QSIC.2009.31>
 - ▶ Martin Weiglhofer, Gordon Fraser, Franz Wotawa. Using coverage to automate and improve test purpose based testing. Information and Software Technology 51(11):1601-1617.
<http://www.sciencedirect.com/science/article/pii/S0950584909000998>
 - ▶ <http://cadp.inria.fr/case-studies/09-j-test-automotive.html>

Further Case Studies with TGV

■ DREX (military version of the ISDN D protocol)

- ▶ <http://www.sciencedirect.com/science/article/pii/S0167642396000329>
- ▶ http://link.springer.com/chapter/10.1007/978-0-387-35062-2_25

■ SSCOP (*Service Specific Connection Oriented Protocol*) / FranceTelecom R&D

- ▶ <http://www.sciencedirect.com/science/article/pii/S0167642399000179>
- ▶ http://link.springer.com/chapter/10.1007/978-0-387-35516-0_1

■ Conference Protocol

- ▶ <http://cadp.inria.fr/case-studies/00-g-conference.html>
- ▶ http://link.springer.com/chapter/10.1007/978-0-387-35516-0_14

■ Agent-Based Online Auction

- ▶ <http://cadp.inria.fr/case-studies/03-f-auction.html>

■ Teleoperation

- ▶ <http://cadp.inria.fr/case-studies/03-g-teleoperation.html>

■ Fault-based testing of communication protocols

- ▶ <http://cadp.inria.fr/case-studies/04-g-fault-based-testing.html>

■ Session Initiating Protocol


- ▶ <http://cadp.inria.fr/case-studies/07-b-sip.html>

■ AMBA 4 ACE Cache Coherency: next talk by Massimo Zendri (STMicroelectronics)

■ See also <http://cadp.inria.fr/case-studies>

Trace Validation


FAME (Flexible Architecture for Multiple Environments)



CC-NUMA architecture
for Bull's high-end servers
based on Intel's Itanium-2




Trace Validation: Former Approach




- Goals
 - ▶ find bugs in traces of bus transactions
 - ▶ measure coverage of test effort
- Large, complex traces (> 10,000 nested bus transactions)
- Costly development of a dedicated “verifier”
- What about correctness of the “verifier” ?

Trace Validation: Formal Approaches



- Goal: reuse the LOTOS specification to check traces
 - ▶ *BISIMULATOR: trace inclusion*
 - ▶ *EXHIBITOR: regular expression matching*
 - ▶ **EVALUATOR: temporal formula satisfaction**
- What about coverage?

Trace Validation with Coverage



- μ -calculus formulas generated from state/transitions tables
- **Markers** indicating if a formula is **activated** by a given trace
- Formula activated by no trace → more traces needed for coverage
- **Functional coverage** (with respect to the specification)
- Different from structural coverage (wrt Verilog design)
- <http://cadp.inria.fr/vasy/publications/Garavel-Mateescu-04.html>

Trace validation with coverage

■ Main results

- ▶ Major bug: ambiguity of informal specification
(also found by the “Verifier” of the former approach)
- ▶ Collision traces ($\approx 24,000$ transactions, 130 Mbytes): OK
- ▶ Interface traces (761 properties verified, 216 not covered):
2 missing tests added in 2001
- ▶ Directory traces (518 properties verified, 196 not covered):
1 missing test added in 2001

■ Used at every revision: official part of design methodology

■ Performance

- ▶ 7.4 millions of model checking jobs
- ▶ 23 hours (PC, Pentium III 700 MHz, 1 GB RAM)

■ H. Garavel, C. Viho, M. Zendri. System design of a CC-NUMA multiprocessor architecture using formal specification, model-checking, co-simulation, and test generation. STTT 3(3):314-331, 2001.
<http://dx.doi.org/10.1007/s100090100044>



Conclusion

Related Work and Tools

- Axini Test Manager (<http://www.axini.com/?lang=en>)
- Agatha ([http://dx.doi.org/10.1007/3-540-36577-X 43](http://dx.doi.org/10.1007/3-540-36577-X_43))
- FSM-based test generation (<http://dx.doi.org/10.1049/sej.1991.0040>)
- Java PathFinder (<http://babelfish.arc.nasa.gov/trac/jpf/wiki>)
- JTOrX (<https://fmt.ewi.utwente.nl/redmine/projects/jtorx/wiki>)
- SpecExplorer
(<http://research.microsoft.com/en-us/projects/specexplorer/>)
- TestComposer
(<http://www.canamsoftware.com/Products/CAGenSolutions/TestComposer%20Overview.aspx>)
- TestGen (<http://freecode.com/projects/testgen>)
- Test generation based on model-checking:
<http://dx.doi.org/10.1007/s100090050044>
- UPPAAL Cover (<http://www.hessel.nu/CoVer/>)
- UPPAAL TRON (<http://people.cs.aau.dk/~marius/tron>)
- ...

Conclusion

- Model-based testing applicable to various domains
- Large state spaces manageable
- Different approaches: online, offline, trace validation
- Design of test purposes crucial for offline testing
 - ▶ easier if requirements available
 - ▶ refinement needed to enable test case generation
 - ▶ control length of test cases
- Guarantees: limit-exhaustive suite of sound tests
- Orthogonal to coverage based techniques
- Extensions: symbolic, time, ...

References

- Jan Tretmans. **Test Generation with Inputs, Outputs and Repetitive Quiescence.** Software - Concepts and Tools 17(3):103-120, 1996.
- Jan Tretmans. **Conformance Testing with Labelled Transition Systems: Implementation Relations and Test Generation.** Computer Networks and ISDN Systems 29(1):49-79, 1996. [http://dx.doi.org/10.1016/S0169-7552\(96\)00017-7](http://dx.doi.org/10.1016/S0169-7552(96)00017-7)
- Jean-Claude Fernandez, Claude Jard, Thierry Jéron, César Viho. **Using On-The-Fly Verification Techniques for the Generation of test Suites.** Proceedings of the 8th Int. Conf. on Computer Aided Verification, 1996. http://dx.doi.org/10.1007/3-540-61474-5_82
- Thierry Jéron. **TGV : théorie, principes et algorithmes. Un outil de synthèse automatique de tests de conformité pour les systèmes réactifs.** Technique et Science Informatiques 21(9):1265-1294, 2002. <http://tsi.revuesonline.com/article.jsp?articleId=3820>
- Claude Jard, Thierry Jéron. **TGV: theory, principles and algorithms --- A tool for the automatic synthesis of conformance test cases for non-deterministic reactive systems.** Int. Journal on Software Tools for Technology Transfer 7(4):297-315, 2005. <http://dx.doi.org/10.1007/s10009-004-0153-x>
- Hubert Garavel, Frédéric Lang, Radu Mateescu, Wendelin Serwe. **CADP 2011: a toolbox for the construction and analysis of distributed processes.** Int. Journal on Software Tools for Technology Transfer 15(2):89-107, 2013. <http://dx.doi.org/10.1007/s10009-012-0244-z>
- Angelo Gargantini. **Conformance Testing.** In Model-Based Testing of Reactive Systems, Advanced Lectures. LNCS 3472, pp. 87-111, 2005. http://dx.doi.org/10.1007/11498490_5

For more information: <http://cadp.inria.fr>