

Génération de tests basés sur les modèles pour des systèmes sur puce avec cohérence de caches

Massimo Zendri & Abderahman Kriouile

STMicroelectronics DCG / IP dev / FVS



Model based test generation for cache coherent Systems On Chips

Massimo Zendri & Abderahman Kriouile

STMicroelectronics DCG / IP dev / FVS

Where you find us



Our MEMS & Sensors are augmenting the consumer experience



Our digital consumer products are powering the augmented digital lifestyle



Our automotive products are making driving safer, greener and more entertaining




Our Microcontrollers are everywhere making everything smarter and more secure



Our smart power products are allowing our mobile products to operate longer and making more of our energy resources


Towards the Home Cloud




Heterogeneous System-on-Chip (SoC)




Need for System-Level Cache Coherency
ARM proposed ACE specification:
standard for system level cache coherency






Simulation-Based Testing



- Formal blocks
- Non-formal blocks

Model Checking

(without running any test)




- Applying restrictions for more exploration
- Limitation due to state-space explosion problem

HW Model Based Test Generator

Graph-Based Stimulus Description

- Stimulus scenario described using Rules
 - Captures data and control flow aspects of test scenario
 - Describes legal stimulus scenario space




to Graphs
stimulus model

```

checkcov;
unsigned 7:0;
unsigned 15:0;
{addr < 0x8000}

```



Scenario goal: observe any state on core 3 followed by any state on core 3

Unreachable paths – cannot get back from modified to exclusive (without implicit cache maintenance)


Activity diagram for generated scenarios – getting from exclusive to modified by invalidating the line using another core write

Solutions


Name	State	Core	Cache	Access
observe_line_1	filled	modified	enabled	
observe_line_2	filled	modified	enabled	
observe_line_3	filled	modified	exclusive	
observe_line_4	filled	modified	shared	
observe_line_5	filled	modified	invalid	
observe_line_6	filled	owned	modified	
observe_line_7	filled	owned	enabled	
observe_line_8	filled	owned	exclusive	
observe_line_9	filled	owned	shared	
observe_line_10	filled	owned	invalid	
observe_line_11	filled	exclusive	modified	
observe_line_12	filled	exclusive	enabled	

Need for System-Level Verification

System-level



Formal Model of an ACE-based SoC




- Interface transfers modeled by rendezvous
- 3400 lines of LNT code derived from ACE specification
- Parametric: #masters, forbidden ACE transactions, ...
- **[Kriouile-Serwe-13]** Formal Analysis of the ACE Specification for Cache Coherent Systems-on-Chip, FMICS, LNCS 8187, 2013


CADP: OCIS (*Open/Cæsar Interactive Simulator*)

12


- language-independent
- tree-like scenarios
- save/load scenarios
- source code access
- dynamic recompile



Generation of System-Level Test Cases



IVK (Interconnect Verification Kit): Automated Interconnect Testbench Generation



Inputs

Architectural description (TDL) either generated by interconnect designers GUI or through Excel flow

Outputs

Full Verification Environment, including sequences and coverage models

Several Kinds of Derived Tests

- 39 + 3 generated CTGs (Complete Test Graphs)

prop.	masters	global CTG		extr. time	nb. of CTGs	largest CTG		smallest CTG		extr. time
		states	trans.			states	trans.	states	trans.	
φ_3	2ACE	6,402	14,323	>1/2 y	18	903	1,957	274	543	$\simeq 7h$
φ_5	2ACE	23,032	48,543	>1/2 y	14	462	888	59	107	<1h
	1ACE/1Lite	2,815	7,071	>1/2 y	7	193	394	59	107	<1h

- 296 simple system-level tests
 - for each correct initial state with two masters possibly sharing a memory line, initiate all permitted transitions
 - check correct behavior of the Cache Coherent Interconnect (e.g., generation of corresponding snoops)
- 10 sequence tests to recreate counter-examples
 - concurrency between transactions
 - conditioned by response of the Cache Coherent Interconnect

- 300 IVK tests generated
- Many problems identified on the verification environment (VIP components)
- System level assertions to check system behavior
- 100% coverage of system level assertions
- Reproduction of 1 suspected architectural issue
- Used on 2 currently developed products (codenamed Orly3 and Barcelona)